Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

2 clock domains or NOT?

Hello, Just need a suggestion from experiensed engineers how the following situation can be considered. I have a PLL which generates 20 Mhz from 24Mhz. Next I feed it outside an FPGA. N...