Altera_ForumHonored Contributor13 years ago2.5V VCIO for Configuration Pins I am using a Cyclone III. I want to use the LVDS IO on Bank 1. I assume that I must set the VIO for Bank 1 to 2.5V. So now I assume I must use the 2.5V IO standard for the configuration pins ...Show More
Altera_ForumHonored Contributor13 years agoYes, I think we have a winner !! So many chips. so little time. Thanks
Recent DiscussionsIssue with configuring EPCQ64A & CycloneAgilex5 A5EB013BB23BE4S BSDLMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectASx4 Interface debug in MSEL=111 (JTAG mode)Avalon-ST configuration with Agilex 3 fails