Forum Discussion

Occasional Contributor

5 years ago

10GE support 1GE in the same time in S10 MX E tile

1SM21BEU2F55E2VG，we use ipcore Intel Stratix® 10 FPGA E-Tile Hard IP to implement 10GE, we want to know the 10GE how to support 1GE in the same time ? we can not find the configuration of 1GE in the ...

Deshi_Intel

Regular Contributor

5 years ago

Hi,

You can refer to below TSE user guide to learn about general implementation of TSE soft IP while you can also search for "e-tile" keyword in the doc to search for explanation of the port connection to Etile NativePHY.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ethernet.pdf

Thanks.

Regards,

dlim

BQi

Occasional Contributor

5 years ago

I see . thank you

Forum Discussion

10GE support 1GE in the same time in S10 MX E tile

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working