Forum Discussion

Occasional Contributor

6 years ago

10GE support 1GE in the same time in S10 MX E tile

1SM21BEU2F55E2VG，we use ipcore Intel Stratix® 10 FPGA E-Tile Hard IP to implement 10GE, we want to know the 10GE how to support 1GE in the same time ? we can not find the configuration of 1GE in the ...

Deshi_Intel

Regular Contributor

6 years ago

Hi,

You can refer to below TSE user guide to learn about general implementation of TSE soft IP while you can also search for "e-tile" keyword in the doc to search for explanation of the port connection to Etile NativePHY.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ethernet.pdf

Thanks.

Regards,

dlim

BQi
Occasional Contributor
6 years ago
I see . thank you

Forum Discussion

10GE support 1GE in the same time in S10 MX E tile

Recent Discussions

Thermal Resistance for 10M16SCU324A7G

IP components used in the design have conflicting settings. Intel PCIE Ftile MCDMA

Agilex 3 VCCLSENSE and GNDSENSE

Agilex 7 JTAG Config Fails at 1% on Board #2 (Error 18950 / CONF_DONE Low) - But Board #1 Works

EPCQL512 and Remote Update IP ARRIA 10