100G interlaken usr_clk frequence cannot be modified

Hi , I use interlaken(2nd generation)Intel FPGA IP to gennerate a 12 lanes ,12.5G ,1 segment Interlaken IP. The design example give a 300MHz to tx/rx_usr_clk.When I give a 311MHz pll clock t...