Stratix V IO pins in bank C & D cannot ramp to 3.3V when VCCIO is source with 3.3V

Why is there difference in voltage level in bank 3C/3D IO pins when setting the current strength between 8mA, 12mA versus 16mA? I am expecting 3.3V on the IO pins but only get 1.5V when setting the c...