VheNew Contributor3 years agoStratix 10 SX Evaluation Board: SI5341 Output 2 CLK Frequency? Does anyone know the clock frequency of output 2 of the SI5341 on the Stratix10 SX Evaluation Board? It is on page 34 of the attached schematic. Show MoreS10_SOC_DEVKIT_EM2130_FGI_B.pdf2.9 MB
Recent DiscussionsExample design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].AXC3000 Agilex 3 boardVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kit