SPF+ BOARD TEST PROGRAM FOR ARRIA 10 CUSTOM BOARD

Question

Dear Community,

We have done loopback testing of SFP+ interface on ARRIA 10 SOC Development Kit.

We ardently request the community to please let us know that whether the same test
program would also run for a Custom Board Design being done by us.

If yes, thanks a lot for the efforts from INTEL. If no, kindly let us know that what additional effort needs to be done to make it functional and useful for our custom design.

Thanks a lot for the support.

mhada · Answer

Waiting for a reply on this

eberlazare_i_intel · Answer

Hi,Usually custom board would work when porting from the dev kits with minor changes, for e.g reduction/increasing the DDR size.There are other Arria 10 Boards from third party manufacturers that has SFP+ ports for your reference:https://rocketboards.org/foswiki/Documentation/REFLEXCESAchillesArria10SoCSOMhttps://rocketboards.org/foswiki/Documentation/Terasic_A10SoC_Board_HAN_Pilot_PlatformFor example design, you may refer to:https://www.intel.com/content/www/us/en/design-example/714802/arria-10-low-latency-ethernet-10g-mac-and-xaui-phy-reference-design.html

mhada · Answer

Hi ,

Thanks for your kind revert and the links that you provided.

You mean to say that by modifying slightly in the projects given along, we should be able to test it with the PC Based GUI for SFP+ Loop Test Program. Have I understood it correctly?

Thanks. Mohit.

eberlazare_i_intel · Answer

Hi,Are you involving the Arria 10 HPS in your design?

mhada · Answer

Hi,

Yes we are using the HPS side as well in our design. But right now I want to test only the program that comes as a part of Board Test Software on my Custom Hardware (under development)  for SFP+. If that works at least the hardware sanity is proven. Then integration for the complete development comes next.

Forum Discussion

SPF+ BOARD TEST PROGRAM FOR ARRIA 10 CUSTOM BOARD

7 Replies

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector