LastHorizon0711New Contributor3 years agoSimulation model for SDRAM Hi there, I am trying to simulate some component SDRAM in QuestaSim. The SDRAM I need to model is the SDRAM on the DE10-Standard board. I have the following model: //Legal Notice: (C)20...Show More
ShengN_alteraSuper Contributor3 years agoLet me know if you have any further concern or consideration. Thank you.Sheng
Recent DiscussionsExample design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].AXC3000 Agilex 3 boardVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kit