Altera_ForumHonored Contributor9 years agoSDRAM + I2C (nios II?) + VHDL + VGA= QSYS? Connecting VHDL with Qsys (DE0-Nano) Hello, I need to control my camera OV7670 with I2C protocol (so it's best to use nios II i think) and i need to interface it with VGA and some image processing VHDL files, which will be fetching i...Show More
Altera_ForumHonored Contributor9 years agoI get a colour bar by changing two camera register values.a9a2e198-4217-485e-bf37-00fdb92efc10.jpg276 KB
Recent DiscussionsArrow AXE5 Eagle Board JTAG issuePDN file and PCB decouplingPCIe Example Design for Arrow EAGLE BoardCXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)SolvedAgilex5 Eagle ES, NIOS-V + TSE IP