Forum Discussion

NM11's avatar
NM11
Icon for New Contributor rankNew Contributor
2 years ago

Power Sequence of Arria V GX (FPGA)

We are using Arria V GX (FPGA) in a prototype we are considering developing. I have 3 technical questions about Power Sequence. 1. In the Arria V Device Datasheet, at the end of Table 3 of 1.1....
lixy's avatar
lixy
Icon for Contributor rankContributor
2 years ago

Hi Naoki,


Sorry for late response.

I communicated further with our team.

About the "monotonic" issue, the power-up process will work fine as long as the power reaches the required voltage level within Ramp Time.

As I mentioned before, we checked the power waveform you provided and only 0.75 V power rail seems to be risky. The "0.2 V" might be a leakage from other power rails, which currently does not seem harmful to the device. However, there might be a risk that this leakage get higher since we do not know how the leakage is caused.


Thanks & Regards,

Xiaoyan