minjooleeNew Contributor4 years agoPLL Reconfiguration using mif for strarix 10 Hi ) I want to generate PLL with mif setting for 5 clock speed. for example, input clock is 100MHz, I want to generate PLL which have 2 output clks. but it should be reconfigurable with mif...Show More
Farabi_AlteraRegular Contributor4 years agofiles attached.an454_1_prescaler_de_SIV.zip48 KBan454.pdf1 MB
Recent DiscussionsFPGA University Program: Donation Request [UPR-11537]Cyclone VGT Dev Kit boards - some new boards failing to boot from NOR FlashStratix III FPGA development kitDK-DEV-AGI027RES Install PackageStratix 10 BK and AS featuresSolved