pll lock time in cycloneV 5CEBA4

Question

Dear：

I have a question relating to PLL lock time： whether PLL lock time is its Synchronization accuracy。 And I figure out that the actual lock time specification refers to the device datasheet, but I can't find this datasheet.

Can you help me to solve this question and supply the datasheet?

aqidayman_altera · Answer

Hello,Thank you for reaching out Intel FPGA Community.For the Cyclone V PLL datasheet, you can refer to this link below:https://www.intel.com/content/www/us/en/docs/programmable/683801/current/pll-specifications.htmlRegards,Aqid

aqidayman_altera · Answer

Hello,Do you need any more support on this? Regards,Aqid

Forum Discussion

pll lock time in cycloneV 5CEBA4

2 Replies

Recent Discussions

Stratix 10 Development Kit HiLo connector

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

DE10-Lite unable to flash?

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).