partial reconfig process, when program the pr rbf to fpga through JTAG, it failed

Question

Hipartial reconfig process, when program the pr rbf to fpga through JTAG, it failed as the figure. how to locate the error?

rakhi_t_intel · Answer

Hello,May i know the JTAG frequency?

nzhan1 · Answer

Hi

We use On-Board USB-Blaster II, how to check the Jtag frequency? There is no frequency info on the hardware setup.

But sof can be download correctly.

Regards，
Nicole

nzhan1 · Answer

Customer refers to the 17.0.1 version of this ug, and followed the steps. But not on the A10GX dev kit. And meets the error when downloading rbf. https://www.intel.com/content/www/us/en/programmable/documentation/ihj1482170009390.html

Is there any hardware requirements to implement the PR?

Thanks!

Thanks &amp; Best Regards
nicole

rakhi_t_intel · Answer

Hello,when you go to the hardware set up then a pop up window appears which has hardware frequency so try decreasing the  frequency to 6MHz from the default value.

nzhan1 · Answer

Hi

There is no JTAG frequency showed in the hardware setup. Is it because we use the on-board blaster?
But we try to lower the frequency to 6MHz, it works. And rbf can be downloaded now.

Regards，
Nicole

Forum Discussion

partial reconfig process, when program the pr rbf to fpga through JTAG, it failed

6 Replies

Recent Discussions

MAX10 10M50 Development KIT Triple Speed Ethernet problem

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Stratix 10 Development Kit HiLo connector

Technical Assistance Request for Stratix® 10 SX SoC Development Kit (so#488775)