Forum Discussion
yu1987-08-22
New Contributor
New ContributorHPS(Hard Process system) generate Verilog for Simulation
Hi All,
Generate Verilog for Simulation of HPS, But S2F_DATA_WIDTH always 0, mismatch with Setting of HPS. Why or How to solve this mismatch. Thanks
Please see the following picture.
...
EBERLAZARE_I_Intel
Regular Contributor
Regular ContributorHi,
I doubt it is a licensing issue, yes I am working from your project that I am not seeing the issue, with just removing and re-adding the HPS IP, I can see all the config changes respectively.
