Forum Discussion

yu1987-08-22's avatar
yu1987-08-22
Icon for New Contributor rankNew Contributor
3 years ago

HPS(Hard Process system) generate Verilog for Simulation

Hi All, Generate Verilog for Simulation of HPS, But S2F_DATA_WIDTH always 0, mismatch with Setting of HPS. Why or How to solve this mismatch. Thanks Please see the following picture. ...
EBERLAZARE_I_Intel's avatar
EBERLAZARE_I_Intel
Icon for Regular Contributor rankRegular Contributor
3 years ago

Hi,


Thanks for the clarification, let me check on my side.


I am a little bit tight up on my side a the moment, thus it might take a few days.



yu1987-08-22's avatar
yu1987-08-22
Icon for New Contributor rankNew Contributor
3 years ago

Hi,

Thank you so much. No problem. Waiting for you.