DylanDNew Contributor3 years agoHPS LOAN IO Pins Not Outputting Expected Signals Despite making changes inside Qsys in regards to switching desired unused pins to LOANIO from regular GPIO, exporting the new HPS LOAN IO signals, and generating new preloader files, I still cannot g...Show More
EBERLAZARE_I_IntelRegular Contributor3 years agoHi,Can you share your design, I would like to see the settings from my side.
Recent DiscussionsExample design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].AXC3000 Agilex 3 boardVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kit