CAlexContributor2 years agoHow to use on chip memory by HPS baremetal Hi, it's based on CycloneV soc dev kit, the on chip memory was linked to H2F AXI(128bit wide). So I set the OCMemory as 128 bit and writeable RAM. In the HPS code I setup the FPGA image, openned ...Show More
Recent DiscussionsAXC3000 Agilex 3 boardFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kitCyclone 10 LP Evaluation Kit - DocumentationSolvedAgilex5 Eagle ES, NIOS-V + TSE IP