Forum Discussion

Contributor

2 years ago

How to use on chip memory by HPS baremetal

Hi, it's based on CycloneV soc dev kit, the on chip memory was linked to H2F AXI(128bit wide). So I set the OCMemory as 128 bit and writeable RAM. In the HPS code I setup the FPGA image, openned ...

EBERLAZARE_I_Intel

Regular Contributor

2 years ago

Hi,

Can you check this out first?:

https://www.intel.com/content/www/us/en/docs/programmable/683211/current/simple-bare-metal-project-using-on-chip-ram.html

Also, what do you mean by no 4? Do you want to have for example, in FPGA user mode and access the OCRAM while it is being accessed by the HPS?

CAlex

Contributor

2 years ago

Hi，

this OCRAM meant to be the GHRD On Chip Memory II IP.

So basically it is a FPGA IP, my object is let HPS send in a buffer and meanwhlie FPGA continue reading from this Memory.

Reguards.

Forum Discussion

How to use on chip memory by HPS baremetal

Recent Discussions

Stratix 10 Development Kit HiLo connector

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

DE10-Lite unable to flash?

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).