How to recompile verilog code with slight change in reg value using previous fitter(Place & route)
I have a working compilation with the Fitter (Place & route) generated by Quartus 18.1. When i change a value in a 32bits register
from
assign PROD_VERSION = 32'h0008_0008;
to
assign PROD_VE...