LeonWaksmanOccasional Contributor5 years agoThe Community Manager @MaryT_Intel will help you with this.Leon
Recent DiscussionsMandelbrot viewer on Cyclone V - Platform Designer layoutStratix 10 FPGA Dev Kit VCCIO_FMC voltage issueA question about reading the configuration space of the R-Tile PCIe IP EPRegarding Quartus Prime License Activation for the Agilex 5 Evaluation KitStratix 10 Development Kit HiLo connector