For the Max10 fpga peripheral clock it says:
"Table 31. Peripheral Clock Interface Signals
... Note: To avoid functional failure, the required minimum peripheral clock frequency is 25 MHz"

Question

I have a design that feeds both clocks of the ADC with a 2Mhz clock (from the PLL) and it seems to work fine for the Temperature Sense Diode. Our System clock for the FPGA is only 4Mhz. Does that mean we can't use the ADC for other functions?

guabin_n_intel · Answer

User must follow the note to run at minimum peripheral clock 25MHz for ADC core clock. Once violated, it will cause unexpected result when running it on hardware/board.

Forum Discussion

For the Max10 fpga peripheral clock it says: "Table 31. Peripheral Clock Interface Signals ... Note: To avoid functional failure, the required minimum peripheral clock frequency is 25 MHz"

1 Reply

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector