MengzheOccasional Contributor2 years agoHi,Thanks for explanation, please refer to this:Intel® MAX® 10 10M02 FPGA 10M02SCE144I7G - MDDSBest Regards,Mengzhe
Recent DiscussionsVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitCyclone 10 LP Evaluation Kit - DocumentationSolved