Error during synthesis of MAX 10 FPGA Development Kit sample project 'ddr3x24' in Quartus 20.1.1
I'm using the sample project 'ddr3x24' provided by the MAX 10 FPGA Development Kit. My Quartus version is 20.1.1. However, I'm getting the following error during synthesis. Can you please help me to ...