CAlexContributor2 years agoDe10 standard Clock and speed issue Hi, I'm a little confused on the clock issues, I'm working on Liunx based system with the debug mode. I created a flag signal that it will flip in 50us. I posted the signal from the FPGA to the...Show More
Recent DiscussionsStratix 10 GX SI Board - issue with the Board Test System (BTS)About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development KitDE10-Lite unable to flash?Available replacement for the discontinued P/N: MK-A5E065BB32AES1 ?Differential Signal Transmitter on Agilex 5 FPGA Modular Dev Kit