XNguy4New Contributor6 years agoDDR4 HILO in S10MX failed initialization I am using the qts_hilo_ddr4_x72_1066MHz sample project to test the DDR4 HILO in the Stratix 10 MX development kit. I didn't change anything, except upgrading the project from Quartus 18.1 to Quartus...Show Moreddr4_hilo_19_4_0_64.qar4.8 MB
XNguy4New Contributor6 years agoHi Aida,I wonder if you have time to look into the DDR4 HILO problem.Thank you very much,
s10MNew Contributor to XNguy45 years agoHello @XNguy4 , I am running into a similar problem with my new devkit. I was wondering if you managed to solve the problem? Thanks a lot. Your help is much appreciated!
Recent DiscussionsAgilex 5 reconfigurable PLL - emifRegarding data for the Altera Arria V GX FPGA development kitAXC3000 Agilex 3 boardAccess to System MAX design for Agilex 5 kitSolvedAgilex7 m-series for llama