bjtn2022New Contributor3 years agoCyclone 10 LP evaluation kit connection problem Hi, I'm a beginner in FPGA, and recently bought a Cyclone 10 LP evaluation kit. I'm going through the get started guide(Get Started: Intel® Cyclone® 10 LP FPGA kit ), and encounter some difficulti...Show More
AR_A_IntelSuper Contributor3 years agoHello Welcome to Intel forum. Can you get me the error screenshot
Recent DiscussionsExample design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].AXC3000 Agilex 3 boardVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kit