Forum Discussion

New Contributor

3 years ago

Cyclone 10 lp (10CL10YU25617G) pin A14

hello sir/mam, I have connected Cylone 10 lp (10CL10YU25617G) pin A14 i.e usually an I/O but in optional case it act as a PLL2_CLKOUTn but i am using it as an I/O. the problem is that this pin tie...

AminT_Intel

Regular Contributor

3 years ago

Hi,

Maybe that is part of configuration sequence. Please refer to page 146 of this document: https://www.intel.co.jp/content/dam/support/us/en/programmable/kdb/pdfs/literature/hb/cyclone-10/c10lp-51003.pdf

Thank you

Forum Discussion

Cyclone 10 lp (10CL10YU25617G) pin A14

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector