Arria 10 SoC Development Kit: User I/O

Hello, I'm working with Arria 10 SoC Development Kit (10AS066N3F40E2SGE2). I'm trying to use user I/0. I have noticed there are 2 MAX V CPLDs between FPGA and I/O. Following the Development Kit Use...