StefanoCOccasional Contributor3 years agoALMs vs combinational logic gates Hi, in the compilation report, I don't understand how the number of used combinational gates plays against ALMs. Originally I had a function that used several +/* on float64 and compiling that (...Show More
Ash_R_IntelRegular Contributor3 years agoHi,Glad to know that the issue has been resolved. Setting the case to closure.Regards
Recent DiscussionsExample design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].AXC3000 Agilex 3 boardVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kit