AvichayNew Contributor3 years agoAgilex F tile the FGT Xcievers REFCLK Hi, We use on the Agilex F tile the FGT Xcievers with AC coupling. Intel Agilex datasheet below requires differential p-p voltage of 1.2V. please see attachment . In the eval board we saw th...Show Moreagilex_refclk.png30 KBag_DATASHEET-683301-670300.pdf1.2 MBevaluation si clk gen lvds png.png9 KB
AvichayNew Contributor3 years agostill it seems on the low side of the limits . though the SI chip adjusted to higher
Recent DiscussionsMandelbrot viewer on Cyclone V - Platform Designer layoutSlow Runtime Performance in FIL Implementation on DE2-115 Using EthernetDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Stratix 10 GX SI Board - issue with the Board Test System (BTS)Stratix 10 Development Kit HiLo connector