AvichayNew Contributor3 years agoAgilex F tile the FGT Xcievers REFCLK Hi, We use on the Agilex F tile the FGT Xcievers with AC coupling. Intel Agilex datasheet below requires differential p-p voltage of 1.2V. please see attachment . In the eval board we saw th...Show Moreagilex_refclk.png30 KBag_DATASHEET-683301-670300.pdf1.2 MBevaluation si clk gen lvds png.png9 KB
AvichayNew Contributor3 years agostill it seems on the low side of the limits . though the SI chip adjusted to higher
Recent DiscussionsExample design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].AXC3000 Agilex 3 boardVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kit