address width above 32 bits are not supported in nios 2

Just keep in mind that you need to have control slave port enabled at all times otherwise the PD will glitch and think that full DDR address space is exposed to Nios. Also, check the following post on enabling this IP as memory device. NIOSII using the FPGA-to-HPS SDRAM Bridge via Address Span Extender