ContributionsMost RecentMost LikesSolutionsRe: Avalon mm Master BFM Thank you for the replies. I will look at your suggestions. No more updates. Re: Avalon mm Master BFM I will try your suggestion. Maybe single addressable 8-bit registers could be tested. Regarding the qwork example that you provided with multiple slave IP's such as on-chip RAM, when I did run the simulation, the readdatavalid is getting asserted after a clock cycle. Hence the data that is being written to RAM will be returned xxxxxxxx's when reaching the BFM master. Therefore, what component is asserting readdatavalid and how can we remove the delay between readdata signal and readdatavalid signal? The screenshot 1 below is the console window which reads the data that is being read. The screenshot 2 below is the problem that I stated above regarding readdatavalid signal. I haven't made any changes in your program except writing to ON-chip RAM instead of PIO_control. Re: Avalon mm Master BFM I tried using your suggestions but the issue still remains. Do you think there's anything further that I could do to address this problem. Re: Avalon mm Master BFM I had declared it as 8 and 1, but still 4 successive addresses are being written into. What would be causing that if there are no other initializations? Re: Avalon mm Master BFM Thank you for the reply and I will look in to those files. I have an Avalon slave device with an 8-bit data width and multiple individually addressable 8-bit data registers with adjacent addresses. So, sometimes I want to write data to a single 8-bit data register in my address space. The BFM and/or the Avalon infrastructure are generating 4 successive addresses, not the single address I expect. It is as if the BFM and Avalon infrastructure are configured to do a 32-bit write, with 4 successive bytes of data. First, is it possible to do a single 8-bit write to my slave device? Secondly, if it is possible, what parameters should I set, and to what values, to achieve this? Re: Avalon mm Master BFM The code snippet in the test bench was shared with you earlier (to push a command). That was the set of statements that I use and I believe there are no other initializations elsewhere. My doubt is that, when I write c0 to a register, why does the interconnect and the slave avs address show a range of addresses such as from c0 to c4, without specifying them? Re: Avalon mm Master BFM I am sharing it below. Re: Avalon mm Master BFM I am sharing the file below. Re: Avalon mm Master BFM I am sharing the screenshots below. Re: Avalon mm Master BFM In qsys, for the avalon mm master bfm, I had enabled assert wait request high. I had checked it again.