Farabi
Regular ContributorJoined 3 years ago
User Profile
Regular Contributor
User Widgets
Contributions
Re: Hard Reset Required After Each Boundary Scan Operation
Hello, 1- You can use device_run_test_idle after each IR/DR transaction to leave the TAP in Run-Test/Idle (RTI) state. If you leave the TAP in shift-DR/Pause-DR by accident, eg. wrong DR length etc, the next scan will be read garbage on TDO. Quartus exposes RTI cycling explicitly : #after your IR/DR transaction $ device_run_test_idle -num_clocks 8 2- Can try lower JTAG TCK speed #example $ jtagconfig --setparam <CableIndex> JtagClock 6M 3- There is no Tcl to pulse TRST, but you can always reset the TAP by holding TMS=1 for 5 clk cycles. Conclusion: 1- A soft-reset may still leave the TAP in a non-idle state when the scan length or TMS sequence was not aligned. The solution is to provide a correct lengths/opcodes then explicitly park in RTI using "device_run_test_idle". link : https://www.intel.com/content/www/us/en/programmable/quartushelp/25.3/tafs/tafs/tcl_pkg_jtag_ver_1.0_cmd_device_run_test_idle.htm 2- Use the correct BSDL-derived IR/DR parameters and park the TAP in Run-Test/Idle between scans using "device_run_test_idle". You can also try to reduce the TCK speed to lower speed. This will eliminate the "wrong TDO on second scan" error with Quartus TCL JTAG APIs. regards, Farabi0Views0likes0CommentsRe: To INTEL - Request for Compliance Data from Analog Devices, Inc
Hello, please refer to CQE page below: 1- Datasheets https://www.intel.com/content/www/us/en/search.html?ws=idsa-default#q=datasheet&sort=relevancy&f:emtcontenttype=[Datasheets]&f:@tabfilter=[Developers] 2- Material Declaration, ROHS DofC https://www.intel.com/content/www/us/en/collections/content-type/mdds.html 3- REACH https://www.intel.com/content/www/us/en/support/programmable/support-resources/quality/reach.html 4- Intel Product Qualification Reports (requires myIntel sign in) https://www.intel.com/content/www/us/en/secure/confidential/collections/topics/qualification-reports.html 5- FPGA Quality & Reliability page PCNs Quality Systems Package/Mechanical, Top Mark, MSL, SMT guidelines REACH Material Declaration, ROHS DofC Quality Management Certifications https://www.intel.com/content/www/us/en/support/programmable/support-resources/quality/quality-and-reliability.html 6- Corporate Social Responsibility Sustainability, Environmental, Carbon Footprint, Code of Conduct https://www.intel.com/content/www/us/en/corporate-responsibility/corporate-responsibility.html 7- Conflict Minerals and Cobalt Declaration request https://plan.seek.intel.com/conflictmineralsrequest regards, Farabi0Views0likes0Comments