ADelp1
New ContributorJoined 7 years ago
User Profile
New Contributor
User Widgets
Contributions
Re: [STRATIX 10 SX SoC Development Kit] - Connecting both FPGA and HPS DDR4 controllers to their respective physical memory
I have narrowed down the problem to be related to the pin assignment. I am not an expert on that topic but it seems the pins that connect the HPS to its DDR4 memory are set (in the relevant sample project) at 1.8V while the sample project for the FPGA part works only at 1.2V (according to the FPGA EMIF IP). Whenever I connect in my top-level the FPGA DDR4 pins to the Qsys FPGA EMIF, the compiler crashes. I am sending the stack trace from the crash report as attachement.[STRATIX 10 SX SoC Development Kit] - Connecting both FPGA and HPS DDR4 controllers to their respective physical memory
Hello, For the design I am creating on this Stratix 10 devkit, I need to connect both the FPGA's and HPS' Memory. This is the relevant diagram from the documentation showing the 2 DDR4 modules: However, I could not find an example design that instantiates both components at the same time - either the HPS part (from the EDS 19.3 GHRD) or the FPGA part (from the devkit's example). I haven't been able to "merge" them together in a way that works. So my question is: is there an example that does both somewhere I missed? Or have you managed to create a design with both controllers that works?
