FrankOuO
New ContributorJoined 5 years ago
User Profile
New Contributor
User Widgets
Contributions
Re: How to identify two different de0-nano boards by TCL (Quartus_stp) in a single host PC
Hi SyafieqS, I found that “quartus_sh –qhelp” shows the same description as the Command-Line Tcl Manual from Intel. I can distinguish two Altera USB-blaster(de0-nano) with different Ports [0,1,2,…]. Initially, USB Blaster(de0-nano) is reported as [USB-0]; plugging a new Altera device, the original one forces USB Blaster to jump to [USB-1], so quartus_stp connects to these two boards distinguish by different Port seems not a good way. So I’m looking to change the device description from USB-blaster to such as de0-nano-01, 02, etc. I tried to change the description by FT-PROG, by this article. How to use two USB blaster cable in the same computer But it didn’t work. Both boards have programmed .jic files into EEPROM to boot up with my program. I wonder if I should change the description or serial number in Quartus, but I don’t know how to use it1.4KViews0likes0CommentsHow to identify two different de0-nano boards by TCL (Quartus_stp) in a single host PC
Hi, Intel I followed the fantastic tutorial Talking to the DE0-Nano using the Virtual JTAG interface. by Chris Zeh. and wrote a custom code. Everything goes well, but now I want to connect two different de0-nano boards in a single PC by Quartus_stp.exe The Tcl command manual by Intel only showed how to connect a single board in one PC. but If I connected two de0-nano, the example code only can connect the first USB-Blaster [USB-0] So I edit the foreach loop to the following: # Programming Hardwares: set hardware_name [get_hardware_names] # puts $hardware_name if { [string match "USB-Blaster*" [lindex $hardware_name 1]] } { set usbblaster_name [lindex $hardware_name 1] } but the [lindex $hardware_name number] only depends on the number: the order of the board's connection. Is there any Tcl command that can identify the specific de0-nano board and connect with the corrected <IP:port> so that I don't need to connect these boards in sequence?1.6KViews0likes5CommentsInstall quartus stp only without full installation.
Hello guys~ I want to communicate between my host(PC) and de0 nano through the vJTAG by running the Quartus stp. Fortunately, I have successfully sent data into the de0 nano. But in the future, I might run the de0 nano on the other computers in my lab. Is there any method that installing the Quartus stp only such that I don't need to fully install the Quartus in every new PC while running my de boards? Thank you!1.2KViews0likes2CommentsRe: The result of Clock divider's Waveform simulation doesn't work properly with top module
Sorry for the late reply. I've found out the reason why the output clock went wrongly. I didn't assign a specific pin to the output clock so that their was no output signal. With pin assignment, the waveform simulation and on-board test goes well. Thank you! @RichardTanSY_Altera Best Regards, Frank Lee1.7KViews0likes0CommentsThe result of Clock divider's Waveform simulation doesn't work properly with top module
Hello, everyone I just wrote a very simple clock divider by 2, and I want to add this module: clock_out.v to my top module named light.v (from the tutorial: Using_the_SDRAM) But if I running the Waveform simulation It doesn't output a correct divided clock but an unknown signal after 2 clock, I guess is not a very complex program to me but not always getting the right result. I'm really confused right now. here is my verilog source code and Waveform simulation in attachments.1.8KViews0likes3Comments