User Profile
yoichiK_altera
ContributorJoined 6 years ago
User Widgets
Contributions
Re: Memory Support with A5ED065BB32AI4S Agilex5 FPGA
Hi Jay Please see my comments here For PL X32+ECC with the 2A,X32+ECC with the 2B bank. --> yes. For PS X32+ECC with the 3A,X32+ECC with the 3B bank . -->No, If only one IO96 bank is to be used by HPS-EMIF, it must be the one adjacent to the HPS MPFE. (Bank 3A.)26Views0likes2CommentsRe: Memory Support with A5ED065BB32AI4S Agilex5 FPGA
Jay For the A5ED065BB32AI4S (Agilex 5 E-Series SoC), the HPS EMIF cannot be placed in arbitrary banks such as 2A/2B/3A/3B. The HPS DDR interface uses dedicated EMIF resources hard-wired to specific HSIO banks located adjacent to the HPS block. Please check the following link for HPS subsystem and bridge system interation. https://docs.altera.com/r/docs/817467/26.1/external-memory-interfaces-emif-ip-user-guide-agilextm-5-fpgas-and-socs/agilextm-5-emif-ip-for-hard-processor-subsystem-hps https://docs.altera.com/r/docs/814346/26.1/hard-processor-system-technical-reference-manual-agilextm-5-socs/bridges-system-integration50Views0likes4CommentsRe: Error(13135): Address/command pin is constrained to an illegal location
Hello Masaru There is DDR3 example design targeting Cyclone10GX devkit(version B) and see no fitter error with placing ddr3_a[0] at PIN_AG19. Please download the DDR3 design from below link. c10gx-10cx220yf780-revb-v22.4b94-v1.0\examples\ddr3x40 https://docs.altera.com/v/u/resources/838158/cyclone-10-gx-fpga-development-kit-version-b-dk-dev-10cx220-b-installer-package-v22.4-or-higher33Views0likes1CommentRe: EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)
Coping from devkit user guide. The slot support only 2-DPC(dual per channel) thus J1 and J2 signals are shared across dual dimms beside CS/ODT/CKE. The two 288-pin DIMM sockets interface to bank 3C, 3D for Dual DIMM memory. These sockets accept DDR4 module. These DIMM support dual rank at frequency 1333 MHZ 16 GB per channel, and single rank at 1333 MHZ 8 GB per channel. — Some board re-work is required for using DIMM sockets in 2-DPC configuration or different kinds of DDR4 modules. For more details of the resistor connections required to be present for the type of configuration used, refer to board schematic table. Do you want to enable 2-DPC configuration ? or just 1-DPC which can be generated from example design.51Views0likes6Comments