SOPC Builder cannot recognize System Verilog files for UNiPHY-based memory controllers

Description

For all UniPHY-based memory controllers and the Traffic Generator, SOPC Builder cannot recognize System Verilog files. As a result, System Verilog files are not automatically compiled during ModelSim simulation.

Resolution

Manually compile all System Verilog files in ModelSim before using the simulation flow.