Quartus II Simulation Vector File Not Generated

Description

FIR Compiler does not create a vector file for Quartus II simulation.

This issue affects all configurations.

The design can be compiled, but there is no automatically generated vector file testbench available to simulate the design in the Quartus II software.

Resolution

Use NativeLink to simulate the VHDL testbench instead.