How do I create a testbench in VHDL or Verilog using ModelSim-Altera Wave editor?

Description

This document describes the step-by-step process on how to create a VHDL or Verilog HDL testbench by creating test vector waveforms in the ModelSim-Altera Wave Editor.