What is the format of A10 and jesd204b data? data mapping

The DAC38j82 I used How does FPGA's IP core data format be arranged? According to the instructions, when I send them, I arrange them in this way. jesd204b_tx_link_data[127:0] = {I0,I1,I2,I3,I4...