VHDL Package not detected by Modelsim

Testbench :

-- Testbench for the i2c_audio_ctrl_Top.vhd

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;
USE IEEE.std_logic_arith.ALL;

Library work;
USE work.audio_codec_i2c_pkg.All;

ENTITY tb_audio_ctrl_Top IS
END tb_audio_ctrl_Top;

ARCHITECTURE testing_audio OF tb_audio_ctrl_Top IS
COMPONENT i2c_audio_ctrl_Top
port (
CLOCK_50 : in std_logic;
PUSHB : in std_logic_vector ( 3 downto 0 );
LED : out std_logic_vector ( 3 downto 0 );
SW : in std_logic_vector ( 17 downto 0 );
LEDR : out std_logic_vector ( 17 downto 0 );
LEDG : out std_logic_vector ( 7 downto 0 );
GPIO : out std_logic_vector ( 35 downto 0 ); -- 40-pin Connector
I2C_SCLK : out std_logic;
I2C_SDAT : inout std_logic;
--audio codec ports
AUD_ADCDAT : in std_logic;
AUD_ADCLRCK: out std_logic;
AUD_DACLRCK: out std_logic;
AUD_DACDAT : out std_logic;
AUD_XCK : out std_logic;
AUD_BCLK : out std_logic
);
END COMPONENT;