Verilog Initial Block Value of 3-bit reg ignored by Quartus 14.0 synthesis

Hi, I am using a Verilog initial block to power-up certain reg's to high. My code looks something like this: reg a; reg[1:0] b; reg[2:0] c; initial begin a = 1'b0; ...