Altera_Forum
Honored Contributor
12 years agovectors in VHDL
hi every body do u know how we can have vectors with different length in VHDL? the number of my vectors and their length depend on a parameter such as N. thank you.
quite easy:
signal my_sig : std_logic_vector(N-1 downto 0);