Unable to simulate Avalon Memory-Mapped Clock Crossing Bridge Intel FPGA IP

I have a simple Platform Design QSYS system where I instantiate a "Avalon Memory Mapped Clock Crossing Bridge Intel FPGA IP" - see attachment. My design is synthesized successfully. However, when I t...