Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

True DPRAM IP

Hi I need a true dual port RAM with 2 read and write accesses for a Stratix 4 device; With the MegaWizard this is in fact very easy but while trying to simulate with ModelSim I see a few issues:...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Hi Thomas,

Here's a testbench that you can use as a reference to test the gate level simulation. 


Altera altsyncram dual-port RAM testbench
-----------------------------------------
5/2/2012 D. W. Hawkins (dwh@ovro.caltech.edu)
1. Start Modelsim
2. Change directory to the source folder
3. Type 'source sim.tcl' in the Modelsim console
4. The wave window will show the waveforms, and the console
   will output the following messages:
#  ==============================================================================#  Altera dual-port RAM testbench#  ==============================================================================#   #  ------------------------------------------------------------------------------#  Test# 1: Fill the RAM#  ------------------------------------------------------------------------------#        1000 ns:  Fill 128 locations of the RAM with a count pattern using port A#   #  ------------------------------------------------------------------------------#  Test# 2: Check the RAM using port A#  ------------------------------------------------------------------------------#        3028 ns:  Check 128 locations of the RAM match the expected count pattern#        4076 ns:  All checks passed ok!#   #  ------------------------------------------------------------------------------#  Test# 3: Check the RAM using port B#  ------------------------------------------------------------------------------#        5076 ns:  Check 128 locations of the RAM match the expected count pattern#        7690 ns:  All checks passed ok!#   #  ------------------------------------------------------------------------------#  Simulation Completed!#  ------------------------------------------------------------------------------

Perhaps this will help in determining the source of your problem.

Cheers,

Dave