Timing Constraints and TNS

Without seeing the complete timing report for that path (full path detail level), you have a relatively large clock skew there. You're transferring data between two clock domains (spi_clk to clock), so perhaps you need multicycle timing constraints or to add registers. Is this within an IP or just your own logic? More detail about the failing path and your design needed.