System Verilog Pass typedef struct packed between modules Error (12002): Port "X" does not exist in macrofunction "Y"

Hi, I started to use typedef struct packed in my simulation no problems. However when I try to pass compile the and pass a struct it gives an error message. I just assumed I could pass a struct as...