Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

some warning I don't understand

hey, I am new in Quartus so be patient:) ,I am buliding a simple a simple memory game,writing in VHDL,after comp' I recived some warning that I don't understand 1) warning: output pins are s...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

hey,

I have two more warning , I would like to some help

1) Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder

2) Warning (10230): Verilog HDL assignment warning at DecsionDevice.v(17): truncated value with size 32 to match size of target (5)

Tnx