simulate parameterized ip block dcfifo_mixed_widths

using this as a verilog module included in a design inside a vhdl wrapper, how do i get modelsim to pick up the dcfifo_mixed_widths ip block properly so it can run testbenches? // synopsys tran...